# **PATENT**

# TITLE

Synchronous Rectifier Gate Drive Circuits For Zero Voltage Switching Power

Converters

# **INVENTOR**

Ernest H. Wittenbreder, Jr.
3260 South Gillenwater Drive
Flagstaff, Arizona 86001-8946
Citizenship: U.S.

# Synchronous Rectifier Gate Drive Circuits For Zero Voltage Switching Power Converters

### **Background of the Invention**

#### Field of the Invention

The subject invention generally pertains to electronic power conversion circuits, and more specifically to high frequency, switched mode power electronic converter circuits.

#### Description of Related Art

One significant source of power losses in high frequency power converters is gate drive loss. Some converters have the inherent ability to provide synchronous rectifier self gate drive which results in the recirculation of gate drive energy and easy synchronous rectifier gate drive. Without a self gate drive mechanism driver circuits are required and, in many cases, these driver circuits can be complex, costly, and inefficient. Also, the signals available and

easily accessible often do not provide the proper timing or signal levels for synchronous rectifier gate drive.

In most cases a positive voltage is applied to the gate of an N channel power mosfet during the on state of the switch. The positive voltage should be sufficient to fully enhance the switch, but no more. Often a negative gate voltage is applied to the gate during the off state of the switch. The negative gate drive speeds up the turn off transition by increasing the current out of the gate during the transition, which serves to reduce turn off transition losses in the drain circuit.

US patent application serial number 10/157,101 revealed a gate drive mechanism for a synchronous rectifier, illustrated in figure 1, that relies on a signal from a small choke added to the power converter to provide energy for a zero voltage turn on transition of a main switch. The placement of transistors and diodes between the small choke and the gate of the synchronous rectifier served to provide optimal timing of the synchronous rectifier during the turn on transition so that the synchronous rectifier is turned on precisely as its drain to source voltage reaches zero volts. The wave forms for the figure 1 circuit are illustrated in figure 2. There is a mechanism that exists in the normal operation of the circuit that can inadvertently turn on the synchronous rectifier as its drain to source voltage rises at the beginning of the off state of the synchronous rectifier. The problem is illustrated in figures 3(a) and 3(b). As the drain to source voltage of the synchronous rectifier rises there is a current that flows in the intrinsic gate drain capacitance of the mosfet. This current serves to charge the gate to source capacitance of the power mosfet, as illustrated in figure 3(b), which, if the gate to source voltage rises above the gate threshold voltage, will turn on the synchronous rectifier during its turn off transition, which may lead to catastrophic results. What is needed is a circuit mechanism that avoids this

inadvertent turn on of the synchronous rectifier and alternate methods for synchronous rectifier self gate drive that provide improvements to the operation of the power converter as a whole.

## Objects and Advantag s

An object of the subject invention is to provide a simple self gate drive mechanism for synchronous rectifiers which recirculates rather than dissipates gate drive energy for synchronous rectifiers.

Another object of the subject invention is to provide a circuit that prevents the inadvertent turn on of the synchronous rectifier due to gate charging from the gate drain capacitance during the turn off transition of the synchronous rectifier.

Another object of the subject invention is to provide a simple self gate drive mechanism that also extends the zero voltage switching (ZVS) range of the power converter, reduces component stresses, and generally improves the operating characteristics of the power converter.

Further objects and advantages of my invention will become apparent from a consideration of the drawings and ensuing description.

These and other objects of the invention are provided by novel circuit techniques that use the small inductor employed in many ZVS circuits to provide a synchronous rectifier self gate drive mechanism. Synchronous rectifier self gate drive is provided by coupling the same small inductor used to provide drive energy for ZVS to the gate of the synchronous rectifier. Alternatively, the self gate drive signal can be provided by a magnetically coupled winding of the same small inductor used to provide drive energy for ZVS. Alternatively, the self gate drive signal can be provided by a second small inductor that also provides energy to extend the zero voltage switching range at light loads which can also be used to reduce the duty cycle at maximum load.

## **Brief Description of the Drawings**

The present invention is illustrated by reference to the drawings.

Figure 1 illustrates a ZVS boost converter with synchronous rectifier self gate drive according to the prior art containing a ZVS drive inductor with a lead provided for connecting to the gate of a synchronous rectifier for synchronous rectifier self gate drive.

Figure 2(a) illustrates the wave form of the main switch current of the figure 1 circuit.

Figure 2(b) illustrates the wave form of the auxiliary switch current of the figure 1 circuit.

Figure 2(c) illustrates the wave form of the synchronous rectifier current for the figure 1 circuit.

Figure 2(d) illustrates the wave form of the main inductor current for the figure 1 circuit.

Figure 2(e) illustrates the wave form of the ZVS drive inductor current for the figure 1 circuit.

Figure 2(f) illustrates the wave form of the ZVS drive inductor voltage for the figure 1 circuit.

Figure 3(a) illustrates the initial current path of the gate drain intrinsic capacitor of the synchronous rectifier during the turn off transition of the synchronous rectifier.

Figure 3(b) illustrates the final current path of the gate drain intrinsic capacitor of the synchronous rectifier during the turn off transition of the synchronous rectifier.

Figure 4 illustrates typical gate drain capacitance and drain source capacitance as a function of drain to source voltage for a power mosfet.

Figure 5(a) illustrates the current path of the gate drain intrinsic capacitance according to one form of the subject invention.

Figure 5(b) illustrates the current path of the gate drain intrinsic capacitance according to a second form of the subject invention.

Figure 5(c) illustrates the current path of the gate drain intrinsic capacitance according to a third form of the subject invention.

Figure 6 illustrates an alternate gate drive mechanism for a synchronous rectifier in a ZVS boost converter according to the subject invention.

Figure 7 illustrates the alternate gate drive mechanism applied to a ZVS asymmetrical half bridge coupled inductor buck converter according to the subject invention.

Figure 8 illustrates a ZVS asymmetrical half bridge coupled inductor buck converter with synchronous rectifier self gate drive and a novel duty cycle reduction mechanism according to the subject invention.

Figure 9 illustrates a ZVS buck converter with synchronous rectifier self gate drive according to the subject invention.

Figure 10 illustrates a ZVS active clamp flyback converter with synchronous rectifier self gate drive according to the subject invention.

Figure 11(a) illustrates an alternate method of implementing the subject invention using a small signal mosfet to clamp the gate source voltage of the synchronous rectifier.

Figure 11(b) illustrates another alternate method of implementing the subject invention relying on a simple logic gate and inverting driver to accomplish the needed gate clamping. This circuit also provides optimal turn on timing for the synchronous rectifier.

Figure 11(c) illustrates another alternate method of implementing the subject invention relying on a darlington transistor to accomplish the inversion and gate clamping.

Figure 12 illustrates how a small coupled inductor can be used to improve the ZVS load range and extend the maximum load capability of a ZVS asymmetrical half bridge coupled inductor buck converter according to the subject invention.

Figure 13 illustrates an alternate arrangement of the figure 12 circuit that reduces the capacitor requirements according to the subject invention.

Figure 14 illustrates how a small coupled inductor can be used to improve the ZVS load range and extend the maximum load capability of a ZVS active clamp flyback converter according to the subject invention.

## Summary

The subject invention uses a small value capacitor, diode, and transistor to clamp the gate of a synchronous rectifier during the synchronous rectifier's turn off transition. Alternatively, a small mosfet can replace the small value capacitor such that the intrinsic output capacitance of the small mosfet replaces the small value capacitor in such a way that the small capacitor's energy requirements are reduced. An alternative means of accomplishing synchronous rectifier self gate drive in a ZVS power converter is revealed that requires an extra small coupled inductor which can also serve to increase the ZVS load range and extend the power handling capability of the converter.

#### **Description of the Preferred Embodiments**

Figure 4 illustrates the dependency of the gate to drain and drain to source intrinsic capacitances of a power mosfet as a function of drain to source voltage. The gate to drain capacitance is often referred to as the Miller capacitance. It can be seen from figure 4 that the intrinsic capacitances fall in value as the drain to source voltage increases, and, for the case of the gate to drain capacitance, the capacitance diminishes almost to the point of elimination as the drain to source voltage rises. A current, during the turn off transition of the power mosfet, flows into the gate terminal of the power mosfet, as the drain to source voltage rises, due to the charging of the gate to drain capacitance. If there is no low impedance path provided for current to flow out of the gate or if the path for charge out of the gate is blocked by a high impedance, then it is possible that the current from the gate to drain capacitance can turn on the power mosfet during the turn off transition. The results of such an inadvertent turn on of the power mosfet during the off transition could be catastrophic.

Figure 5(a) illustrates a circuit consisting of a capacitor  $C_1$ , a diode  $D_1$ , and a NPN bipolar transistor  $Q_1$  which eliminates the problem of inadvertent turn on of the power mosfet  $S_{REC}$  during its turn off transition.  $C_1$  is connected with a first terminal connected to a drain terminal of the power mosfet synchronous rectifier  $S_{REC}$ . A second terminal of  $C_1$  is connected to a base terminal of  $Q_1$ . A collector terminal of  $Q_1$  is connected to a gate terminal of  $S_{REC}$  and an emitter terminal of  $Q_1$  is connected to a source terminal of  $S_{REC}$ . In this construction  $Q_1$  is connected in the common emitter configuration which inverts the voltage applied to the base of the transistor at the collector of the transistor. As the drain to source voltage of the power mosfet  $S_{REC}$  rises a current in flows in the capacitor  $C_1$ , due to the charging of  $C_1$ , and in flows into the base terminal of the

NPN transistor Q<sub>1</sub>, thereby forward biasing the base emitter junction of Q<sub>1</sub>. i<sub>1</sub> flows into the base of Q1, turning Q1 on thereby shorting the gate of SREC to the source of SREC and providing a path for the current, icco, from the intrinsic gate to drain capacitance of SREC out of the gate terminal of SREC, preventing the SREC gate voltage from rising and preventing SREC from turning on during its turn off switching transition. A current in flows in C1 only during the turn on and turn off transitions of Srec. The transistor Q1 is turned on only when an alternate path is needed for icgd. The diode D<sub>1</sub> conducts only during the turn on transition of Srec, but has no effect on the operation of Srec, except that D<sub>1</sub> positions the base voltage of Q1 near its emitter voltage so that, when a turn off transition begins, the base voltage of Q1 is positioned to turn Q1 on as soon as the drain to source voltage of SREC begins to rise. The lead extending to the left of the gate of SREC and to the left of the collector of QGATE connects to other electronic components used for providing a gate drive signal for SREC. Because Q1 has a substantial amount of current gain, the current in can be much smaller than the current icco, so that the capacitor C1 can be small and have little or no impact on the operation of the circuit.

#### **Related Embodiments**

Figure 5(b) illustrates an alternative arrangement of the subject invention applicable to the situation in which the gate of the power mosfet is driven negative to improve the turn off transition power losses in the drain circuit of SREC. In figure 5(b) a diode D<sub>2</sub> and a capacitor C<sub>2</sub> are added to the figure 5(a) circuit. When the gate voltage of SREC reaches it most negative value the capacitor C<sub>2</sub> is charged to the most negative value of the gate voltage through diode D<sub>2</sub>. The capacitor C<sub>2</sub> should be selected to be sufficiently large so that its

voltage is invariant or nearly invariant. The voltage of  $C_2$  will be held at the minimum or most negative voltage of the gate of  $S_{REC}$ . In figure 5(b) as the drain to source voltage of  $S_{REC}$  rises the transistor  $Q_1$  is turned on and the gate voltage is held at its most negative value which is the voltage applied to  $C_2$ .

Figure 5(c) illustrates another variation of the subject invention in which the capacitor C<sub>1</sub> is replaced by a small mosfet M<sub>1</sub>. The mosfet M<sub>1</sub> has its gate connected to its source. M<sub>1</sub> appears to the circuit as a voltage variable capacitor since the intrinsic capacitances of M<sub>1</sub> decrease as the drain to source voltage of M<sub>1</sub> increases, as illustrated in figure 4. The capacitance variation with voltage of M<sub>1</sub> will be similar to the capacitance variation with voltage of the gate drain capacitance of S<sub>REC</sub>, except that the capacitance of M<sub>1</sub> will be substantially smaller. M<sub>1</sub> will provide more base current to Q<sub>1</sub> when more base current is needed at the beginning of the turn off transition and less base current to Q<sub>1</sub> towards the end of the turn off transition when less base current is needed, which approaches the ideal situation. Also, mosfets are more easily implemented in silicon for integrated circuit applications than are pure capacitors, so that for an integrated circuit implementation of the solution proposed in the subject invention using a mosfet instead of a capacitor is advantageous.

An example of the application of the figure 5(b) circuit to a ZVS synchronous rectifier buck converter is illustrated in figure 9. The reader is referred to US Patent 6,411,153 for a detailed description of the operation of the ZVS synchronous rectifier buck converter. In the figure 9 circuit the N channel mosfet S<sub>GATE1</sub> serves to limit the peak-to-peak voltage swing of the gate of S<sub>REC</sub>. The P channel mosfet S<sub>GATE2</sub> serves to delay the turn on of S<sub>REC</sub> until its drain to source voltage has dropped to zero, thereby providing optimal timing for a ZVS turn on transition. C<sub>GATE4</sub>, D<sub>GATE6</sub>, D<sub>GATE6</sub>, C<sub>GATE5</sub>, and Q<sub>GATE</sub> serve to hold

the gate of Srec at its negative peak voltage, thereby preventing inadvertent turn on of Srec during its turn off transition due to current in the gate drain capacitance of Srec. Figure 10 illustrates a ZVS active clamp flyback converter (US Patent 5,402,329) with synchronous rectifier self gate drive accomplished in the same manner as the synchronous rectifier self gate drive of figure 9.

Figure 11(a) illustrates another embodiment of the subject invention with a N channel mosfet MgATE replacing the NPN bipolar transistor Q1 of figure 5(a) and a zener diode ZGATE replacing the rectifier diode D1. There are some minor differences in operation of the figure 11(a) circuit in comparison to the figure 5(a) circuit, but both circuits can effectively clamp the gate voltage of Srec during the turn off transition of SREC. In figure 11(a) the mosfet MGATE turns on when its gate voltage rises to the level of its gate threshold voltage, but in figure 5(a) Q<sub>1</sub> turns on when its base voltage rises to the level of its base emitter junction forward bias voltage. Another more significant difference is that after the turn off transition when current has stopped flowing in C1 the transistor Q1 in figure 5(a) turns off while in the figure 11(a) circuit the mosfet MGATE remains on until the drain to source voltage of SREC begins to fall. Another difference is that the base voltage of Q1 in figure 5(a) is clamped by the base emitter forward voltage of Q1 while in figure 11(a) the gate voltage of MGATE is clamped by the zener diode ZGATE. If the figure 11(a) circuit is used with a negative gate drive then the body diode of MGATE obviates the diode D<sub>2</sub> of figure 5(b).

Figure 11(b) illustrates another related embodiment of the subject invention. In figure 11(b) the capacitor C<sub>1</sub> serves the same function as it does in the previously described embodiments. Diodes D<sub>1</sub> and D<sub>2</sub> clamp the voltage of the top input of the OR gate U<sub>1</sub> to the supply voltage range of U<sub>1</sub>. D<sub>3</sub> is used to provide optimal turn on timing for S<sub>REC</sub> since the gate of S<sub>REC</sub> is held low (off) until the drain source voltage of S<sub>REC</sub> applies a low logic signal to the top input of

the OR gate  $U_1$  through the diode  $D_3$ .  $U_2$  is an inverting driver integrated circuit. When a turn off transition of  $S_{REC}$  begins the top input of  $U_1$  is pulled high by  $C_1$  which forces the output of  $U_1$  high and the output of  $U_2$  low, thereby holding  $S_{REC}$  off during the turn off transition. A gate drive signal must be applied to the bottom input to  $U_1$  to initiate the gate turn off transition for  $S_{REC}$ .

Figure 11(c) illustrates another related embodiment of the subject invention. Figure 11(c) is identical to figure 5(a) except that the  $Q_1$  transistor of figure 11(c) is a darlington transistor. The advantage of the darlington transistor is that less base current is needed to turn  $Q_1$  on, so that an even smaller  $Q_1$  is needed.

#### **Description of the Preferred Embodiments**

Figure 6 illustrates an alternative method of accomplishing synchronous rectifier self gate drive in a ZVS boost converter (US Patent 6,411,153). The technique illustrated in figure 6 is generally applicable to other converter types. Instead of deriving a gate drive signal from the series connected ZVS drive choke, a signal is derived from a separate parallel ac connected coupled inductor connected at the juncture of the main switch and an active reset switch. The disadvantages to this approach are the additional magnetic circuit element and the coupling capacitor. In this new approach a capacitor Cpri is connected to the input dc source and in series with a primary winding of a coupled inductor LGATE. A secondary winding of LGATE is coupled to the gate of a synchronous rectifier Srec in order to provide a properly timed gate drive signal and energy for driving Srec. Srec is turned off with the turn on of Smain. Srec is turned on with the turn on of Saux, as desired. Srec is turned off during the turn on transition of Smain, which forces the current flowing in Srec into the body diode of Srec. The current

in the body diode of SREC is ramped down gradually because of the presence of Lzvs thereby largely eliminating reverse recovery effects of the body diode of SREC, which would otherwise be a problem and a source of substantial switching losses if the converter were not a soft switching converter type. There are several performance advantages to this approach. The peak-to-peak voltage swing of the gate drive signal at the secondary of LGATE is dependent on the regulated output voltage of the boost converter and the turns ratio of LGATE, but independent of the load current and the line voltage, whereas a gate drive signal derived from Lzvs will be dependent on both the load current and the line voltage, so the new approach revealed in figure 6 provides a more consistent and less variable drive voltage and, thereby, it is more consistent and easier to implement. Also, with the gate drive signal derived from the Lzvs choke additional circuitry to ensure that the gate of the synchronous rectifier was not enhanced during the turn off transition was required, in many cases, due to the timing of the gate drive signal from the Lzvs choke which rises up during the turn off transition of the synchronous rectifier. There is no similar requirement for the mechanism revealed in figure 6, since the timing and wave shape are such that the gate drive signal remains low throughout the turn off transition of the synchronous rectifier, thereby providing a path for current flow away from the gate of the synchronous rectifier during the turn off transition without extra circuit used expressly for that purpose. Also, there are other benefits that can be derived from the use of the LGATE choke. The ac current that flows in the primary winding of LGATE is directed in such a way as to provide additional current for the ZVS switching transitions during light load conditions. The ac current component in LMAIN can be increased by reducing the inductance of LMAIN with the same effect, but an increased ac current in LMAIN results in a higher peak current in Lzvs resulting in higher voltage stress for both SMAIN and SAUX, which negatively impacts the maximum load capability of the converter.

#### **Related Embodiments**

Figure 7 illustrates the same circuit mechanism revealed in figure 6, but applied instead to a ZVS asymmetrical half bridge coupled inductor buck converter (US Patent 5,402,329). One minor difference is that the gate signal to the synchronous rectifier is ac coupled in figure 6 but dc coupled in figure 7. In both cases the gate drive signal is derived from the junction of a main switch and an auxiliary switch that operate in anti-synchronization. A variation of the figure 7 circuit is revealed in figure 8. The figure 8 circuit adds a second secondary winding to the Laux choke, placed in series with the secondary winding of LMAIN. The second secondary winding of LAUX is used to provide a small fraction of the output voltage and power to the load. With the addition of the second Laux secondary winding in series with the secondary winding of LMAIN the voltage required of the secondary winding of LMAIN is reduced and the duty cycle required to maintain the output voltage is also reduced. The fraction of the output voltage and output power provided by the second secondary winding of Laux increases as the load increases. The addition of the second secondary winding of Laux, placed as illustrated in figure 8, has the effect of reducing the duty cycle required at any given load, which effectively extends the operating range of the converter to higher loads. Since this converter is often duty cycle limited at maximum load, reducing the duty cycle can be a significant benefit. Compared to LMAIN the primary to secondary turns ratio of LAUX is considerably larger for the winding in the output current path, otherwise the ZVS properties of the converter will be compromised at high load. In the figure 8 circuit Laux

provides synchronous rectifier self gate drive, improved light load ZVS range, and reduced duty cycle which results in extended maximum load range.

#### **Description of the Preferred Embodiments**

Figure 12 illustrates a ZVS asymmetrical half bridge coupled inductor buck converter (US Patent 5,402,329) with an auxiliary choke Laux, not revealed in the '329 patent, that operates in parallel with the main coupled inductor LMAIN on the primary side, but in series with the main coupled inductor LMAIN on the secondary side. The structure of the power converter circuit is as described in US Patent 5,402,329 figure 5, except with the following additions. A primary winding of Laux is connected with a dotted terminal of Laux connected to a drain terminal of Smain and an undotted terminal of Laux connected to a first terminal of a capacitor Cpri2. A second terminal of capacitor Cpri2 is connected to a dc input source. A dotted terminal of a secondary winding of Laux is connected to an undotted terminal of coupled inductor LMAIN. An undotted terminal of the secondary winding of Laux is connected to the load. The addition of the Laux coupled inductor on the primary side increases the ac switch current, due to the magnetizing current of LAUX, and the drive energy available for zero voltage switching transitions at zero or light loads, thereby extending the zero voltage switching range of the converter. At heavy loads there is ample energy provided by Lzvs to drive the critical zero voltage turn on transition of the switch Smain. Laux should be designed with a relatively large gap so that there will be ample energy available to drive the zero voltage switching transitions at light load and so that the peak-to-peak magnetizing current swing is sufficiently large that the current reverses each cycle at all loads. Large magnetizing current swings are generally undesirable for the main magnetic but since only a small fraction of the

power is transferred through Laux the relatively large magnetizing current swing of Laux is inconsequential, since the ac current in Laux is likely to be smaller than the ac current in LMAIN. The primary to secondary turns ratio of LAUX is substantially higher than the primary to secondary turns ratio of LMAIN so that the voltage and power provided by LAUX is substantially smaller at all load levels than the voltage and power provided by LMAIN. The voltage applied to CPRI1 is nearly the same as the voltage applied to CPRI2 and is mostly a function of the duty cycle and the load. The voltages of CPRI1 and CPRI2 are not identical because DCLAMP conducts for a part of the on time of SMAIN. During the time that SAUX conducts the voltage applied to the primary winding of Laux is larger than the voltage that is applied to the primary winding of LMAIN because LMAIN is connected in series with Lzvs and there is some voltage applied to Lzvs during the on time of Saux. The voltage applied to Lzvs during the on time of Saux is a function of load current and increases with the load current so that for higher loads the voltage applied to the primary winding of LAUX is higher than the voltage applied to the primary winding of Laux when the load is light. As a result the output voltage at the secondary of LAUX and the fraction of the output voltage and power provided by LAUX increases as the load increases. As the load increases the voltage that must be applied to Lzvs increases so that the duty cycle increases with load. One effect of the addition of Laux is to decrease the duty cycle at all loads which enables the converter to provide higher power at any given duty cycle compared to a similar circuit that does not contain Laux.

#### **Related Embodiments**

Figure 13 illustrates a circuit identical to the figure 12 circuit, but with an alternate connection for capacitor C<sub>PRI2</sub>. The connection of C<sub>PRI2</sub> in figure 13

results in a smaller applied voltage for C<sub>PRI2</sub> which can result in a large size and cost reduction for C<sub>PRI2</sub>, compared to the connection illustrated in figure 12. The capacitor connection illustrated in figure 13 also increases the current in C<sub>PRI1</sub>.

Figure 14 illustrates a ZVS active clamp flyback converter (US Patent 5,402,329, figure 12) according to the subject invention with the auxiliary choke Laux added which permits wider ZVS load range, reduced duty cycle, and higher power handling capability compared to a ZVS active clamp flyback converter without Laux.

The auxiliary choke of the subject invention can also be used for synchronous rectifier gate drive, as illustrated in figure 8.

# Conclusion, Ramifications, and Scope of Inventi n

Thus the reader will see that the small capacitor connected at its first terminal to the drain terminal of a power mosfet when connected at its second terminal to an inverting switch such as an NPN transistor or N channel mosfet can prevent inadvertent turn on of the power mosfet during a turn off transition of the power mosfet. The reader will also see that an auxiliary choke coupled to the junction of two switches operating in anti-synchronization in a ZVS power converter can be used as a gate drive signal for a synchronous rectifier and as a mechanism to extend the light load ZVS range of the power converter, and that a secondary winding of the auxiliary choke, connected as described, can also or alternatively be used to reduce the power provided through the main power path and can reduce the duty cycle of the converter and extend its maximum load range.

While my above description contains many specificities, these should not be construed as limitations on the scope of the invention, but rather, as exemplifications or preferred embodiments thereof. Many other variations are possible. For example, converters that use P channel synchronous rectifiers or IGBT synchronous rectifiers are possible, and these synchronous rectifiers could benefit from the circuits and methods revealed herein. Synchronous rectifier self gate drive for other types of ZVS converters or ZVS cells not illustrated herein, but that rely on a small choke to drive ZVS transitions are also possible by using the structures and methods described herein. Accordingly, the scope of the invention should be determined not by the embodiments illustrated, but by the appended claims and their legal equivalents.